

IN THE CLAIMS

1. (currently amended) A semiconductor device in which a second conductive layer is connected through a connection pillar, ~~distinct from the second conductive layer~~, to a first conductive layer embedded in a groove formed in an insulation film, wherein:

 said connection pillar is formed directly on a surface of said first conductive layer and ~~has a width self aligned to a width of said first conductive layer and exhibits characteristics of~~ ~~and exhibits a crystallographical alignment to the first conductive layer and a mechanical~~ ~~strength effected by being grown from a~~ ~~the~~ surface of the first conductive layer without use of a growth guide at a direction of a ~~the~~ width of the first conductive layer, the connection pillar having a width that is aligned to the width of the first conductive layer, the width of the connection pillar being effected without use of the growth guide, and

said second conductive layer is formed on a surface of the connection pillar opposite the first conductive layer.

2. (original) A semiconductor device according to claim 1, wherein said first conductive layer is made of one of Al, Cu, Au and Ag.

3. (original) A semiconductor device according to claim 1, wherein said first conductive layer is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

4. (original) A semiconductor device according to claim 1, wherein said connection pillar is made of one of Al, Cu, Au and Ag.

5. (original) A semiconductor device according to claim 1, wherein said connection pillar is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

6. (original) A semiconductor device according to claim 1, wherein said first conductive layer and said connection pillar are made of the same metal or alloy.

7. (original) A semiconductor device according to claim 1, wherein said first conductive layer and said connection pillar are crystallographically aligned with each other.

8. (original) A semiconductor device according to claim 1, wherein:

said first conductive layer and said connection pillar are made of the same metal or the alloy thereof having a face-centered cubic structure, and

 said first conductive layer and said connection pillar have a <111> preferred orientation.

9. (original) A semiconductor device according to claim 1, wherein said first conductive layer is a lower layer wiring and said second conductive layer is an upper layer wiring.

10. (currently amended) A semiconductor device in which a second conductive layer is connected through a connection pillar, ~~which is distinct from the second conductive layer~~, to a first conductive layer embedded in a groove formed in an insulation film, wherein:

 a growth suppression film formed on said insulation film and said first conductive layer, the growth suppression film having an opening formed through an entire thickness thereof, the opening positioned across a width of the first conductive layer and having a width that is wider than the width of the first conductive layer whose width is wider than a width of said first conductive layer is formed on said insulation film and said first conductive layer, and

 said connection pillar is formed directly on a surface of said first conductive layer within said opening of said growth suppression film and has a width self aligned to a width of said first conductive layer and exhibits characteristics of and exhibits a crystallographical alignment to the first conductive layer and a mechanical strength effected by being grown from a the surface of the first conductive layer without use of a growth guide at a direction of the width of the first conductive layer, the connection pillar having a width that is aligned to the width of the first conductive layer, the width of the connection pillar being effected without use of the growth guide, and

said second conductive layer is formed on a surface of the connection pillar opposite the first conductive layer.

11. (original) A semiconductor device according to claim 10, wherein said first conductive layer is made of one of Al, Cu, Au and Ag.

12. (original) A semiconductor device according to claim 10, wherein said first

conductive layer is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

13. (original) A semiconductor device according to claim 10, wherein said connection pillar is made of one of Al, Cu, Au and Ag.

14. (original) A semiconductor device according to claim 10, wherein said connection pillar is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

15. (original) A semiconductor device according to claim 10, wherein said first conductive layer and said connection pillar are made of the same metal or alloy.

16. (original) A semiconductor device according to claim 10, wherein said first conductive layer and said connection pillar are crystallographically aligned with each other.

17. (original) A semiconductor device according to claim 10, wherein:
said first conductive layer and said connection pillar are made of the same metal or the alloy thereof having a face-centered cubic structure, and
said first conductive layer and said connection pillar have a <111> preferred orientation.

18. (original) A semiconductor device according to claim 10, wherein said growth suppression film is composed of one of a silicon oxide film, a silicon nitride film and an aluminum oxide film.

19. (original) A semiconductor device according to claim 10, wherein said first conductive layer is a lower layer wiring and said second conductive layer is an upper layer wiring.

20. (withdrawn) A method of manufacturing a semiconductor device, in which a second conductive layer is connected through a connection pillar onto a first conductive layer embedded in a groove formed on an insulation film, including the steps of:

forming said first conductive layer embedded in the groove formed in said insulation film; and

forming said connection pillar on said first conductive layer to be self-aligned with respect to said first conductive layer without any usage of a growth guide.

21. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said connection pillar is formed by a selective CVD method.

22. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said first conductive layer is made of one of Al, Cu, Au and Ag.

23. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said first conductive layer is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

24. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said connection pillar is made of one of Al, Cu, Au and Ag.

25. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said connection pillar is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

26. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said first conductive layer and said connection pillar are made of the same metal or alloy.

27. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said first conductive layer and said connection pillar are crystallographically aligned with each other.

28. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein:

 said first conductive layer and said connection pillar are made of the same metal or alloy thereof having a face-centered cubic structure, and

 said first conductive layer and said connection pillar have a <111> preferred

orientation.

29. (withdrawn) A method of manufacturing a semiconductor device according to claim 20, wherein said first conductive layer is a lower layer wiring and said second conductive layer is an upper layer wiring.

30. (withdrawn) A method of manufacturing a semiconductor device in which a second conductive layer is connected through a connection pillar onto a first conductive layer embedded in a groove formed on an insulation film, comprising the steps of:

forming said first conductive layer embedded in the groove formed on said insulation film;

forming a growth suppression film having an opening whose width is wider than a width of said first conductive layer on said insulation film and said first conductive layer, and

forming said connection pillar on said first conductive layer within said opening of said growth suppression film to be self-aligned with respect to said first conductive layer.

31. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said connection pillar is formed by a selective CVD method.

32. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said first conductive layer is made of one of Al, Cu, Au and Ag.

33. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said first conductive layer is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

34. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said connection pillar is made of one of Al, Cu, Au and Ag.

35. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said connection pillar is made of one of an Al alloy, a Cu alloy, an Au alloy and an Ag alloy.

36. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said first conductive layer and said connection pillar are made of the same metal or alloy.

37. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said first conductive layer and said connection pillar are crystallographically aligned with each other.

38. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein:

 said first conductive layer and said connection pillar are made of the same metal or alloy thereof having a face-centered cubic structure, and

 said first conductive layer and said connection pillar have a <111> preferred orientation.

39. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said growth suppression film is composed of one of a silicon oxide film, a silicon nitride film and an aluminum oxide film.

40. (withdrawn) A method of manufacturing a semiconductor device according to claim 30, wherein said first conductive layer is a lower layer wiring and said second conductive layer is an upper layer wiring.